

AD-A053 088

HONEYWELL INC ST PETERSBURG FL AVIONICS DIV
MANUFACTURING METHODS AND TECHNOLOGY ENGINEERING FOR TAPE CHIP --ETC(U).
FEB 78 W R RODRIGUES DE MIRANDA, S R JONES

F/G 13/8


DAAB07-77-C-0526

UNCLASSIFIED

ERADCOM-77-0526-2

NL

1 OF 1
ADA
053088





12

AD A 053088

Manufacturing Methods & Technology Technical Report

ERADCOM-77-0526-2

MANUFACTURING METHODS AND TECHNOLOGY FOR TAPE CHIP CARRIER

Stanton R. Jones
William R. Rodrigues de Miranda
Honeywell Inc.
St. Petersburg, Florida 33733

FEBRUARY 1978

Quarterly Report for Period Ending 31 December 1977

(Approved for Public Release — Distribution Unlimited)


BEST AVAILABLE COPY

PREPARED FOR

ECOM

US ARMY ELECTRONICS RESEARCH & DEVELOPMENT COMMAND
FORT MONMOUTH, NEW JERSEY 07703

CONTRACT NO. DAAB07-77-C-0526
HONEYWELL INC.
St. Petersburg, Florida 33733



AD NO.

DDC FILE COPY

Manufacturing Methods and Technology
Technical Report ERADCOM-77-0526-2

MANUFACTURING METHODS AND TECHNOLOGY
ENGINEERING FOR TAPE CHIP CARRIER

Stanton R. Jones
William R. Rodrigues de Miranda
Honeywell Inc.
St. Petersburg, FL 33733

February 1978

Quarterly Report for Period Ending 31 December 1977
(Approved for Public Release - Distribution Unlimited)

Prepared for
US Army Electronics
Research and Development Command
Ft. Monmouth, NJ

Contract #DAAB07-77-C-0526

ADDITIONAL TO	
DTIC	DTIC Author <input checked="" type="checkbox"/>
DDC	DDC Author <input type="checkbox"/>
UNCLASSIFIED	<input type="checkbox"/>
JUSTIFICATION	
BY	
DISTRIBUTION/AVAILABILITY CODES	
Dist.	AVAIL. and/or SPECIAL
A	

DDC
RECEIVED
APR 24 1978
D

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (WHEN DATA ENTERED)

⑨ Quarterly rept.
1 Oct-31 Dec 77,

19 REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER ERAD COM-77-0526-2	2. GOVT ACCESSION NO	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (AND SUBTITLE) Manufacturing Methods and Technology Engineering for Tape Chip Carrier.	5. TYPE OF REPORT & PERIOD COVERED Quarterly Report 10/1/77 - 12/31/77	
	6. PERFORMING ORG. REPORT NUMBER	
7. AUTHOR (s) William R. Rodrigues de Miranda Stanton R. Jones	8. CONTRACT OR GRANT NUMBER (s) DAAB07-77-0526 DAAB07-77-C-0526	
9. PERFORMING ORGANIZATION NAME AND ADDRESS Honeywell Inc., Avionics Division 13350 US Highway 19 St. Petersburg, FL 33733	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 2779857	
11. CONTROLLING OFFICE NAME AND ADDRESS US Army Electronics Research and Development	12. REPORT DATE Feb 1978	
	13. NUMBER OF PAGES 12 68p	
14. MONITORING AGENCY NAME AND ADDRESS (IF DIFFERENT FROM CONTROLLING OFFICE)	15. SECURITY CLASS. (OF THIS REPORT) UNCLASSIFIED	
	15A. DECLASSIFICATION/DOWNGRADING SCHEDULE N/A	
16. DISTRIBUTION STATEMENT (OF THIS REPORT) <div style="border: 1px solid black; padding: 5px; text-align: center;">DISTRIBUTION STATEMENT A Approved for public release; Distribution Unlimited</div>		
17. DISTRIBUTION STATEMENT (OF THE ABSTRACT ENTERED IN BLOCK 20, IF DIFFERENT FROM REPORT)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (CONTINUE ON REVERSE SIDE IF NECESSARY AND IDENTIFY BY BLOCK NUMBER) Tape Chip Carrier Outer Lead Bonding Hybrid Microcircuit Automatic Feed Mechanism Film Carrier Material Handling System Inner Lead Bonding Automatic Assembly Line		
20. ABSTRACT (CONTINUE ON REVERSE SIDE IF NECESSARY AND IDENTIFY BY BLOCK NUMBER) This report describes the work performed during the second quarter of a 26 month contract. The contract is aimed at establishing and demonstrating the feasibility of an automated assembly line for hybrid microcircuits using tape chip carrier technology for semiconductor devices whenever practical. The automated line will also make use of automatic substrate handling equipment to move partially assembled devices in and out of magazines.		

DAAB07-77-C-0626

QUARTERLY TECHNICAL REPORT FOR PERIOD ENDING 31 DECEMBER 1977
MANUFACTURING METHODS AND TECHNOLOGY ENGINEERING FOR
TAPE CHIP CARRIER

~~CDRL C-002~~

TABLE OF CONTENTS

	<u>Page</u>
List of Illustrations	vii
Introduction	ix
<u>Section</u>	
1 EQUIPMENT	1-1
A. Reel-to-Reel Plater	1-1
B. Automatic Wire Bonder	1-1
C. Die Placement and Epoxy Dispenser	1-1
D. Tape Inspection Equipment	1-1
E. Capacitor Pick and Place	1-2
F. Wafer Inspection Equipment	1-2
G. Automatic Test Equipment	1-2
2 MATERIAL HANDLING	2-1
A. Mechanical Substrate Handler	2-1
B. Air Substrate Handler	2-1
3 DESIGN, LAYOUT AND MANUFACTURE OF ENGINEERING SAMPLES	3-1
A. Electronic Commutator (34030402)	3-1
B. Random Access Memory (34030405)	3-1
C. Minilaser Counter (34030411)	3-1
D. Discriminator (34030408)	3-1
E. Temperature Controller (34030415)	3-8
F. Crystal Oscillator (34030418)	3-8
Second Submission of Engineering Samples	3-8
Conclusions	3-17
Plans for Next Reporting Period	3-17
<u>Appendix</u>	
A REPORT OF TEST ON ELECTRONIC COMMUTATOR - LOT 1 - FIRST SUBMISSION OF ENGINEERING SAMPLES	A-1
B REPORT OF TEST ON RANDOM ACCESS MEMORY - FIRST SUBMISSION OF ENGINEERING SAMPLES	B-1
C REPORT OF TEST ON MINILASER COUNTER - FIRST SUBMISSION OF ENGINEERING SAMPLES	C-1

LIST OF ILLUSTRATIONS

<u>Figure</u>	<u>Title</u>	<u>Page</u>
3-1	Electronic Commutator Circuits on 2x2 Inch Substrate	3-2
3-2	Random Access Memory Circuits on 2x2 Inch Substrate	3-3
3-3	Random Access Memory Substrate Prober	3-4
3-4	Random Access Memory Substrate Test Head	3-5
3-5	Minilaser Counter Circuits on 2x2 Inch Substrate	3-6
3-6	SINCGARS Discriminator Circuits on 2x2 Inch Substrate	3-7
3-7	Temperature Controller Schematic	3-9
3-8	Temperature Controller Layout	3-10
3-9	Temperature Controller Parts List	3-11
3-10	Manufacturing Schedule for Temperature Controller	3-12
3-11	Crystal Oscillator Schematic	3-13
3-12	Crystal Oscillator Layout	3-14
3-13	Crystal Oscillator Parts List	3-15
3-14	Manufacturing Schedule for Crystal Oscillator	3-16

INTRODUCTION

The purpose of this program is to demonstrate the concept of an automated assembly line for hybrid microcircuits, through the establishment of techniques for tape carrier mounting of semiconductor chips, burn-in and testing of these chips on tape and their placement into representative hybrid circuits. The tape Chip Carrier (TCC) system permits mounting of semiconductor chips on reels of sprocketed film. The system is an established means of automating the interconnection of individually packaged semiconductor chip devices. It has been adapted to the fabrication of hybrid microcircuits used in the manufacture of certain commercial computers. Its overall adaptation to the hybrid microcircuit industry is expected to be greatly enhanced by this program. The automated assembly line will make use of an automatic feed mechanism at each process step, and magazines to transport substrates and partially assembled circuits between process points.

This is the second quarterly report on the MM&T program. At this important milestone, Honeywell is pleased to report excellent progress in all areas of activity.

SECTION 1

EQUIPMENT

This task covers the evaluation of existing, in-house equipment for possible use for the MM&T tasks to be performed, and the review of requirements and preparation of specifications for equipment to be purchased. Each of the major pieces of equipment required for the program are listed on the PERT Chart (CDRL-A001, August 1977). Updates in this area since the last reporting period are discussed below.

A. REEL-TO-REEL PLATER

It has been decided to subcontract the gold plating of lead frame tape. There are several vendors who have the equipment and experience to perform this job. Vendor selection will be made later this year.

B. AUTOMATIC WIRE BONDER

A visit was made to Kulicke and Soffa⁽¹⁾ to discuss the automatic wire bonding equipment which will be dedicated to the ECOM line. We are currently awaiting a quote from K&S on a Model 1415-3 wire bonder. An automatic pattern recognition feature will be added in 1979.

C. DIE PLACEMENT AND EPOXY DISPENSER

A visit was made to K&S to discuss the die placement and epoxy dispenser equipment to be used on the ECOM program. Awaiting quote from K&S on a special machine, which features automatic placement of semiconductor or capacitor chips with an operator controlled pickoff stage, which can be automated at a later date.

D. TAPE INSPECTION EQUIPMENT

The in-house tape inspection equipment consisting of a manual spooler/despooler with a Bausch and Lomb⁽²⁾ Sterio 7 microscope is still under review to determine if any modifications are required. If such is the case, the modifications will be made in-house.

(1) Kulicke and Soffa (K&S), Inc.
Prudential Road
Horsham, Pennsylvania 19044

(2) Bausch and Lomb
1400 N. Goiodman St.
Rochester, New York 14602

E. CAPACITOR PICK AND PLACE

The automatic feed system concept design is approximately 60 percent complete. This system will utilize an air substrate handler feed/pickup mechanism. Substrates will be fed onto the belt transport from one magazine and then picked up into a second magazine after capacitor placement has been performed.

F. WAFER INSPECTION EQUIPMENT

A new wafer inspection station (Mechanization Associates⁽³⁾, Model 110), has been purchased by Honeywell for the Hybrid Receiving Inspection area. This station steps from die to die automatically and allows the inspector to ink rejected dice during the presettable dwell time. This inspection station should be operational by March 1978.

G. AUTOMATIC TEST EQUIPMENT

A program has been generated for Random Access Memory (34030405) test on the Macrodata⁽⁴⁾ 150. A static test program for the Minilaser Counter (34030411) on the Fairchild⁽⁵⁾ 5000 is complete.

(3) Mechanization Associates
153 E. Evelyn Avenue
Mountainview, California 94041

(4) Macrodata
20440 Corisco Street
Chatsworth, California 91311

(5) Fairchild Instrumentation
1725G Technology Road
San Jose, California 95070

SECTION 2

MATERIAL HANDLING

A. MECHANICAL SUBSTRATE HANDLER

Detailed design of the mechanical substrate handler described in the first quarterly report is complete. Build of an operational substrate handler to be used in conjunction with the Weltek⁽¹⁾ (Model 44) thick film screen printer is approximately 90 percent complete. A patent disclosure has been submitted for this design.

B. AIR SUBSTRATE HANDLER

Detail design of the air substrate handler described in the quarterly report ending 30 September 1977 is approximately 95 percent complete. Build of a working prototype is approximately 50 percent complete (target completion is February 1978). A patent disclosure has been submitted for the proposed air substrate handler.

(1) Wells Electronics Inc.
Weltek Division
1701 Main Street
South Bend, Indiana 46613

SECTION 3

DESIGN, LAYOUT AND MANUFACTURE OF ENGINEERING SAMPLES

A. ELECTRONIC COMMUTATOR (34030402)

Five electrically and visually acceptable devices were shipped on 27 December 1977. A test report (see Appendix A) for the first submission of engineering samples was prepared and sent to ECOM under Honeywell Letter RDC-K-601-115, dated 29 December 1977. Figure 3-1 shows a photograph of the assembled hybrids still attached in the standard 2 by 2 substrate format prior to conformal coat of the chip bonding areas.

B. RANDOM ACCESS MEMORY (34030405)

Five electrically and visually acceptable devices were shipped on 30 December 1977. A test report (see Appendix B) for the first submission of engineering samples was prepared and sent to ECOM under Honeywell Letter RDC-K-601-117, dated 4 January 1978. Figure 3-2 shows a photograph of the assembled hybrids still attached in the standard 2 by 2 substrate prior to conformal coating of the chip bonding areas. The test fixture used to make contact with the hybrid input/output pads on the substrate is shown in Figure 3-3 and 3-4.

C. MINILASER COUNTER (34030411)

Five electrically and visually acceptable devices were shipped 29 December 1977. A test report (see Appendix C) for the first submission of engineering samples was prepared and sent to ECOM under Honeywell Letter RDC-K-601-116, dated 30 December 1977. Figure 3-5 shows a photograph of the assembled hybrids still attached in the standard 2 by 2 inch substrate prior to conformal coating of the bonding areas.

D. DISCRIMINATOR (34030408)

The first submission of engineering samples have completed assembly and preconformal coat tests. Delivery is scheduled for February 1978. Figure 3-6 shows a photograph of the assembled hybrids still attached in the standard 2 by 2 substrate prior to conformal coat.




FIGURE 3-1. ELECTRONIC COMMUTATOR CIRCUITS
ON 2x2 INCH SUBSTRATE




FIGURE 3-2. RANDOM ACCESS MEMORY CIRCUITS
ON 2x2 INCH SUBSTRATE




FIGURE 3-3. RANDOM ACCESS MEMORY SUBSTRATE PROBER

C7801-18




FIGURE 3-4. RANDOM ACCESS MEMORY SUBSTRATE TEST HEAD




FIGURE 3-5. MINILASER COUNTER CIRCUITS
ON 2x2 INCH SUBSTRATE




FIGURE 3-6. SINGARS DISCRIMINATOR CIRCUITS
ON 2x2 INCH SUBSTRATE

E. TEMPERATURE CONTROLLER (34030415)

Considerable effort is presently being expended on this circuit to develop the final test and functional trim fixturing/procedures. Design is in process for a functional-trim test fixture. Breadboard tests and evaluations are scheduled to begin in February 1978, along with the design of a circuit probing fixture and associated test box/interfacing cabling. Discussions with ECOM will be held later to determine if this circuit can be delivered in its intended package or form factor. The circuit schematic is shown in Figure 3-7. The hybrid layout which will be used for build is shown in Figure 3-8 and the parts list is illustrated in Figure 3-9. The current manufacturing schedule for the first engineering sample submission is shown in Figure 3-10.

F. CRYSTAL OSCILLATOR (34030418)

Considerable effort is presently being expended on this circuit to develop the final test and functional trim fixturing/procedures. Design of a functional-trim test fixture is scheduled to begin in February 1978. Breadboard tests and evaluation is also scheduled to begin in February, along with the initiation of the design for a circuit probing fixture and associated test box and interface cabling. Discussions with ECOM will be held later to determine if this circuit can be delivered in its intended package or form factor. The circuit schematic is shown in Figure 3-11. The hybrid layout which will be used for build is shown in Figure 3-12, and the parts list is illustrated in Figure 3-13. The manufacturing schedule for the first engineering sample submission is shown in Figure 3-14.

SECOND SUBMISSION OF ENGINEERING SAMPLES

During the second engineering sample build, all chips which use the 5 millimeter outer lead bond tooling will be TAB'ed, where ever possible. Purchase orders for wafers, masks, tape, and thermodes for these chips will be placed in the next reporting period. Detailed manufacturing schedules for the second engineering sample build for the Commutator, SINCGARS Discriminator, and Minilaser Counter will be prepared during the next reporting period.

BEST AVAILABLE COPY

3-9




FIGURE 3-7. TEMPERATURE CONTROLLER SCHEMATIC




FIGURE 3-8. TEMPERATURE CONTROLLER LAYOUT

PARTS LIST		HONEYWELL		CODE IDENT		REV	DATE
		AVIONICS DIVISION		09128	PL34030415-001	A	12-22-77
		ST. PETERSBURG FLORIDA					
CONTRACT NUMBER		LIST TITLE		REV AUTH NO.		SHEET	
		MM+T TEMP CONT. HYB ASSY		E0155531		1	
FIND NO	QTY	PART NUMBER	DESCRIPTION		REMARKS	CODE IDENT	
			MM+T TEMP CONT. HYB ASSY	MIN. REVISION -			
1	1	34030415	M.I.P. TEMP. CONTROLLER				
2	2	0805W5N103K50PS	.01 UF CAP	C2, C3, VICLAN			
3	1	1505W5N104K25PS	CAP. 0.1UF, 25V	C1, VICLAN			
4	7	AU PAD 1N3600	DIODE	CR1-CR7, FAIRCHILD			
5	1	1NC751A	DIODE, ZENER	VR2, MOTOROLA			
6	1	1NC754A	DIODE, ZENER	VR3, MOTOROLA			
7	1	AU PAD 1N4567A	DIODE, ZENER	VR1 COMPENSATED			
8	1	AU PAD 2N2907A	TRANSISTOR	DEVICES			
9	6	AU PAD 34030414-001	RESISTOR ARRAY	Q1 SEMICOA			
10	1	AU PAD 34030414-002	RESISTOR ARRAY	A1-A6			
11	1	AU PAD 34030414-003	RESISTOR ARRAY	A7			
12	1	AU PAD 34030414-004	RESISTOR ARRAY	A8			
13	3	T.A.B. UA776	RESISTOR ARRAY	A9			
14	AR	FMS40616	T.A.B. I.C.	U1, U2, U3 FAIRCHILD			
15	AR	FMS40599	WIRE BOND, GOLD	TYPE II, .001DIA, GOLD			
16	AR	DUPONT 8956	EL. COND. EPOXY ADH.	TY II, ABLE BOND 36-2			
17	AR	R6100	SOLDER PASTE	62-36-2			
900	REF	FPS18032	COAT, CONFORMAL	DOW CORNING			
			MARKING	.09 REF HIGH CHAR.			09128
				METH H5 AND/OR B2			
901	REF	34030416	TEST				

LAST SHEET OF 1 SHEET

FIGURE 3-9. TEMPERATURE CONTROLLER PARTS LIST




FIGURE 3-10. MANUFACTURING SCHEDULE FOR TEMPERATURE CONTROLLER

BEST AVAILABLE COPY

3-13




FIGURE 3-11. CRYSTAL OSCILLATOR SCHEMATIC

BEST AVAILABLE COPY

3-14




FIGURE 3-12. CRYSTAL OSCILLATOR LAYOUT

PARTS LIST		HONEYWELL		CODE IDENT		REV		DATE	
		AVIONICS DIVISION		09148		-		12-22-77	
		ST. PETERSBURG FLORIDA		PL34030418-001					
CONTRACT NUMBER		LIST TITLE		REV AUTH NO.		SHEET			
		MM&T CRYSTAL OSCILLATOR		E0155533		1			
FINID NO	QTY	PART NUMBER	DESCRIPTION	REMARKS	CODE IDENT				
0	REF	34030418	MM&T CRYSTAL OSCILLATOR	MIN. REVISION -					
1	1	34030417-001	M.I.B. CRYSTAL OSCILLATOR						
2	2	ATC100M151K300	CAPACITOR	C2,C4 AM TECH CER					
3	2	0805W5K102K25PS	CAPACITOR, 1000PF	C1,C3 VICLAN					
4	1	0805CUG101F25PS	CAPACITOR, 100PF	C5 VICLAN					
5	2	0805W5R472K25PS	CAPACITOR, .0047 UF	C6,C7 VICLAN					
6	3	AU PAD 1N36U0	DIODE	CR1,CR2,CR4 FAIRCHILD					
7	1	1N5468A	DIODE	FAIRCHILD					
8	2	AU PAD 2N91B	TRANSISTOR	CR3 MOTOROLA					
9	1	AU PAD 34030414-005	RESISTOR ARRAY	U1,U2 FAIRCHILD					
10	1	AU PAD 34030414-006	RESISTOR ARRAY	A3					
11	1	AU PAD 34030414-007	RESISTOR ARRAY	A4					
12	1	AU PAD 34030414-008	RESISTOR ARRAY	A2					
13	2	T.A.B. CD40U7A	TAH I.C.	A1					
14	2	T.A.B. UA776	T.A.B. I.C.	U1,U2 RCA					
15	1	7271351	CRYSTAL	U3,U4 FAIRCHILD					
16	AR	FMS40616	WIRE,BUND,GOLD	Y1 PIEZO					
17	AR	FMS40599	FL.CONV.EPOXY ADH.	TYPE II,.001 DIA,.GO					
18	AR	FMS40600	EPXY.APH.ELEC.INSUL.	TY II,ABLEBOND 36-2					
19	AR	DUPONT 8956	SOLDER PASTE	TY 2B,ABLEBOND 789-3					
20	AR	R6100	COAT,CONFORMAL	62-36-2					
900	REF	FPS18032	MARKING	DOW CORNING					
901	REF	34030419	TEST	.09 REF HIGH CHAR					
				METH H5 AND/OR B2		09128			

LAST SHEET OF 1 SHEET

END OF REPORT

FIGURE 3-13. CRYSTAL OSCILLATOR PARTS LIST




FIGURE 3-14. MANUFACTURING SCHEDULE FOR CRYSTAL OSCILLATOR

CONCLUSIONS

During the second reporting period excellent progress was made in most areas of endeavor. The equipment definition continues on schedule with no major problems foreseen at this time. The material handling system design continues on schedule with good progress of the two parallel approaches: the mechanical feed system and the air feed system. Both designs continue to show excellent promise at this time. The manufacture of the first lot of engineering samples is continuing with the Electronic Commutator, Random Access Memory and Minilaser Counter Circuits being delivered during this reporting period. The first submission of engineering samples for the SINCGARS Discriminator is scheduled for the next reporting period.

PLANS FOR NEXT REPORTING PERIOD

During the next reporting period, the delivery of the first lot of engineering samples for the SINCGARS Discriminator will be complete. The mechanical and air feed substrate handling system design and operational model build are expected to be completed. Evaluation of the mechanical feed system with the Weltek printer will be nearing completion. Detailed manufacturing schedules for the second engineering sample build of Commutator, SINCGARS Discriminator and Minilaser Counter will be available.

Appendix A

Universal
Report No. _____

Originator's
Report No. Commutator - 001

Revision _____

REPORT OF TEST ON Electronic Commutator - Lot 1 - First Submission of
Engineering Samples

CDRL B001

TEST PERFORMED BY:

HONEYWELL, INC.
AVIONICS DIVISION
ST. PETERSBURG, FLA. 33733

TEST AUTHORIZED BY:

ECOM
FT. MONMOUTH, NJ 07703
CONTRACT NO. DAAB07-77-C-0526

Universal
Report No. _____

Originator's
Report No. Commutator - 001

Revision _____

REPORT OF TEST ON Electronic Commutator - Lot 1-First Submission of
Engineering Samples

TEST PERFORMED BY:

HONEYWELL, INC.
AVIONICS DIVISION
ST. PETERSBURG, FLA. 33733

TEST AUTHORIZED BY:

ECOM
FT. MONMOUTH, NJ 07703
CONTRACT NO. DAAB07-77-C-0526

	Date	Signature	
Test Initiated	12-22-77		
Test Completed	12-22-77		
Report Written By	12-27-77	S. Jones: <i>S. Jones</i>	
Technician			
Test Engineer			
Supervisor	12-27-77	W. Miranda: <i>William R. Miranda</i>	
Supervisor			
Government Repr. (if applicable)			
Final Release	12-27-77		

1.1 Reason for Test

Acceptance tests were performed on the first lot of engineering samples to be delivered to ECOM under Contract DAAB07-77-C-0526. The purpose of these tests is to demonstrate that these samples are functional and meet the specifications listed in paragraph 1.3.2.

1.2 Description of Test Apparatus

The equipment listed below was used to perform the tests specified in paragraph 1.3. The Commutator Manual Test Fixture is a special piece of test equipment built by Honeywell. This test fixture contains the loads and switches necessary to provide the test conditions specified in paragraph 1.3.3. Figure 1 shows the schematic of this fixture.

<u>Equipment Used</u>	<u>Model #</u>	<u>HI ID #</u>	<u>Last Calibrated</u>	<u>Due For Calibration</u>
Ambitrol Twin Power Supply	TW-4005	30229	N/A	N/A
Simpson VOM	260	CG19-18	7/18/77	7/18/78
Fluke Digital Multimeter	8600A	CG13567	12/6/77	7/6/78'
Fluke Digital Counter-Timer	1952A	CG13243	9/15/77	3/15/78
Commutator Manual Test Fixture				

NOTE: The power supply output levels were set with the aid of the Fluke Digital Multimeter.

1.3 Test Procedure

1.3.1 Test Circuit

The test circuit for the Electronic Commutator is shown in Figure 2. The switch outputs are listed in Table 1.

1.3.2 Specifications:


<u>Symbol</u>	<u>Parameter</u>	<u>Limit</u>		<u>Units</u>
		<u>Min.</u>	<u>Max.</u>	
T_C	Clock Period	0.325	0.425	Seconds
T_D	Data Period	1.3	1.7	Seconds
T_I	Identifier Period	0.65	0.85	Seconds
R_{ON}	"On" Resistance	--	50	Ohms
R_{OFF}	"Off" Resistance ($V=15V$)	100	--	Meg Ohms
I_S	Supply Current	--	2	Ma

1.3.3 Test Conditions:

<u>Test</u>	<u>Condition</u>
T_C	Measure the clock period, Pin 9 U3, it shall be 0.375 ± 0.050 sec. Note: Refer to Test T_I . The narrow high state time intervals are the clock period T_C .
T_D	Connect 2K 1/4 watt $\pm 5\%$ resistors from pins 5, 6, 9, 7, 10 and 4 to a $+10V \pm 1\%$ power supply referenced to Pin 8. Measure the "on" or low state interval at each of the specified pins. Interval at Pins 5, 9, & 10 shall be 0.75 ± 0.1 seconds. Interval at pins 6 7 and 4 shall be 1.5 ± 0.2 seconds.
T_I	Connect pins 5, 6, 9, 7, 10 and 4 together "wire-or" and to a $+10V$ power supply referenced to Pin 8 through a 333 ohm 1/4 watt $\pm 5\%$ resistor. The identifier period is the double width "high" state. Measure the width of this period; it shall be 0.75 ± 0.1 seconds.
R_{ON}	Using the same test set-up as for the measurement of T_I . Measure the "on" state voltage level at the "wire-or" connection to ground. The level shall be less than 250 millivolts.
R_{OFF}	Connect a DVM with a 10M-ohm input resistance as follows. Input Hi to $+15V$, Lo to Pin 5, 6, 9, 7, 10, 4 or 5. The DVM guard shall be at the potential of Pin 8 per Figure 2. The voltmeter shall read less than 1.5 volts during the interval when the output under test is off (approximately 8 secs.).

1.4 Test Data

The five engineering samples being delivered passed all functional tests. Test data sheets which contain the test results for Serial Numbers 3, 4, 5, 7 and 8 are attached.




NOTES:

1. Pins 11 and 12 (VPD) are grounded and pins 1 & 2 (GND) are at -7.5 Volts.
2. S7 is closed except for R_{OFF} test.

FIGURE 1 - COMMUTATOR TEST FIXTURE SCHEMATIC


FIGURE 2




*Note that for test purposes pins 11, 12 (VPD) is grounded and pins 1, 2 (GND) are at -7.5Volts.

TABLE I

Clk. Pulse	E	D	C	B	A	Inhibit As Built	Inhibit Should Be	Pin	Output Switch "On"
0.375 sec	0	0	0	0	0	$\bar{A} \bar{B} \bar{C}$	$\bar{A} \bar{B} \bar{C}$		
1	0	0	0	0	1			5	Q6
2	0	0	0	1	0				
3	0	0	0	1	1	$A B \bar{C}$			
4	0	0	1	0	0		$\bar{A} \bar{B} C$		
5	0	0	1	0	1				
6	0	0	1	1	0			6	Q5
7	0	0	1	1	1				
8	0	1	0	0	0	$\bar{A} \bar{B} \bar{C}$	$\bar{A} \bar{B} \bar{C}$		
9	0	1	0	0	1				
10	0	1	0	1	0			9	Q4
11	0	1	0	1	1	$A B \bar{C}$			
12	0	1	1	0	0		$\bar{A} \bar{B} C$		
13	0	1	1	0	1			7	Q3
14	0	1	1	1	0				
15	0	1	1	1	1				
16	1	0	0	0	0	$\bar{A} \bar{B} \bar{C}$	$\bar{A} \bar{B} \bar{C}$		
17	1	0	0	0	1				
18	1	0	0	1	0			10	Q2
19	1	0	0	1	1	$A B \bar{C}$			
20	1	0	1	0	0		$\bar{A} \bar{B} C$		
21	1	0	1	0	1				
22	1	0	1	1	0			4	Q1
23	1	0	1	1	1				
24	1	1	0	0	0	$\bar{A} \bar{B} \bar{C}$	$\bar{A} \bar{B} \bar{C}$		
0	0	0	0	0	0	$\bar{A} \bar{B} \bar{C}$	$\bar{A} \bar{B} \bar{C}$		
1	0	0	0	0	1			5	Q6
2	0	0	0	1	0				

Switch Off 

Switch On 

COMMUTATOR
P/N 34030402-001

S/N 3
Date 12-22-77

1. Input Current

0.3 mA
2 mA max.

2. Data Period

0.762
0.75 ± 0.1 sec.
(Pins 5 & 8)

0.763
0.75 ± 0.1 sec.
(Pins 9 & 8)

0.762
0.75 ± 0.1 sec.
(Pins 10 & 8)

1.524
1.5 ± 0.2 sec.
(Pins 6 & 8)

1.524
1.5 ± 0.2 sec.
(Pins 7 & 8)

1.524
1.5 ± 0.2 sec.
(Pins 4 & 8)

3. Identifier Period

0.762
0.75 ± 0.1 sec.

4. Clock Period (0.375 ± 0.05 sec.)


0.381
Clock Pulse

5. R_{ON} (0.250 Volts Max.)

DRJ
Testman's Initials

6. R_{OFF} (1.5 Volts Max.)

DRJ
Testman's Initials



COMMUTATOR
P/N 34030402-001

S/N 4
Date 12-22-77

1. Input Current

0.3 mA
2 mA max.

2. Data Period

0.743
0.75 ± 0.1 sec.
(Pins 5 & 8)

0.743
0.75 ± 0.1 sec.
(Pins 9 & 8)

0.743
0.75 ± 0.1 sec.
(Pins 10 & 8)

1.486
1.5 ± 0.2 sec.
(Pins 6 & 8)

1.485
1.5 ± 0.2 sec.
(Pins 7 & 8)

1.485
1.5 ± 0.2 sec.
(Pins 4 & 8)

3. Identifier Period

0.743
0.75 ± 0.1 sec.

4. Clock Period (0.375 ± 0.05 sec.)


0.371
Clock Pulse

5. R_{ON} (0.250 Volts Max.)

SRJ
Testman's Initials

6. R_{OFF} (1.5 Volts Max.)

SRJ
Testman's Initials



COMMUTATOR
P/N 34030402-001

S/N 5
Date 12-22-77

1. Input Current

0.3 mA
2 mA max.

2. Data Period

0.740
0.75 ± 0.1 sec.
(Pins 5 & 8)

0.739
0.75 ± 0.1 sec.
(Pins 9 & 8)

0.739
0.75 ± 0.1 sec.
(Pins 10 & 8)

1.479
1.5 ± 0.2 sec.
(Pins 6 & 8)

1.478
1.5 ± 0.2 sec.
(Pins 7 & 8)

1.478
1.5 ± 0.2 sec.
(Pins 4 & 8)

3. Identifier Period

0.739
0.75 ± 0.1 sec.

4. Clock Period (0.375 ± 0.05 sec.)


0.369
Clock Pulse

5. R_{ON} (0.250 Volts Max.)

SRJ
Testman's Initials

6. R_{OFF} (1.5 Volts Max.)

SRJ
Testman's Initials



COMMUTATOR
P/N 34030402-001

S/N 7
Date 12-22-77

1. Input Current

0.3 mA
2 mA max.

2. Data Period

0.782
0.75 ± 0.1 sec.
(Pins 5 & 8)

0.782
0.75 ± 0.1 sec.
(Pins 9 & 8)

0.782
0.75 ± 0.1 sec.
(Pins 10 & 8)

1.564
1.5 ± 0.2 sec.
(Pins 6 & 8)

1.563
1.5 ± 0.2 sec.
(Pins 7 & 8)

1.563
1.5 ± 0.2 sec.
(Pins 4 & 8)

3. Identifier Period

0.781
0.75 ± 0.1 sec.

4. Clock Period (0.375 ± 0.05 sec.)


0.391
Clock Pulse

5. R_{ON} (0.250 Volts Max.)

DRJ
Testman's Initials

6. R_{OFF} (1.5 Volts Max.)

DRJ
Testman's Initials



COMMUTATOR
P/N 34030402-001

S/N 8
Date 12-22-77

1. Input Current

0.3 mA
2 mA max.

2. Data Period

0.779
0.75 ± 0.1 sec.
(Pins 5 & 8)

0.779
0.75 ± 0.1 sec.
(Pins 9 & 8)

0.779
0.75 ± 0.1 sec.
(Pins 10 & 8)

1.558
1.5 ± 0.2 sec.
(Pins 6 & 8)

1.558
1.5 ± 0.2 sec.
(Pins 7 & 8)

1.558
1.5 ± 0.2 sec.
(Pins 4 & 8)

3. Identifier Period

0.779
0.75 ± 0.1 sec.

4. Clock Period (0.375 ± 0.05 sec.)


0.389
Clock Pulse

5. R_{ON} (0.250 Volts Max.)

DRJ
Testman's Initials

6. R_{OFF} (1.5 Volts Max.)

DRJ
Testman's Initials



Appendix B

Universal
Report No. _____

Originator's
Report No. RAM -001

Revision _____

REPORT OF TEST ON Random Access Memory - First Submission of
Engineering Samples

CDRL B001

TEST PERFORMED BY:

HONEYWELL, INC.
AVIONICS DIVISION
ST. PETERSBURG, FLA. 33733

TEST AUTHORIZED BY:

ECOM
FT. MONMOUTH, NJ 07703
CONTRACT NO. DAAB07-77-C-0526

Universal
Report No. _____

Originator's
Report No. RAM -001

Revision _____

REPORT OF TEST ON Random Access Memory - First Submission of
Engineering Samples

TEST PERFORMED BY:

HONEYWELL, INC.
AVIONICS DIVISION
ST. PETERSBURG, FLA. 33733

TEST AUTHORIZED BY:

ECOM
FT. MONMOUTH, NJ 07703
CONTRACT NO. DAAB07-77-C-0526

	Date	Signature	
Test Initiated	12-29-77		
Test Completed	12-29-77		
Report Written By	12-30-77	S. Jones <i>S. Jones</i>	
Technician			
Test Engineer			
Supervisor	12-30-77	W. Miranda <i>W. Miranda</i>	1/3/78
Supervisor			
Government Repr. (if applicable)			
Final Release	12-30-77		

1.1 Reason for Test

Acceptance tests were performed on the first lot of engineering samples to be delivered to ECOM under contract DAAB07-77-C-0526. The purpose of these tests is to demonstrate that these samples are functional and meet the test requirements delineated in paragraph 1.3.

1.2 Description of Test Apparatus

The equipment listed below was used to perform the tests specified in paragraph 1.3. The Lambda power supply was used in parallel with the Macrodata test station supply to provide the necessary supply current to the unit under test (UUT). The Lambda supply output level was set to 5.0V with the aid of the Simpson voltmeter.

<u>Equipment Used</u>	<u>Model #</u>	<u>HI ID #</u>	<u>Last Calibrated</u>	<u>Due For Calibration</u>
Macrodata Memory Test Station	150	CG4972-1	12/20/77	2/20/78
Lambda Power Supply	LP521-FM	CG11713	3/4/77	3/4/78
Simpson VOM	260	X19-224	3/2/77	3/2/78

1.3 Test Description

1.3.1 General Description of Test Program

The deliverable RAM's were exercised by a modified GALPAT program. A description of the tests which were performed by this program are listed below.

- GALPAT: Galloping Ones and Zeroes Pattern Subroutine
- USAGE: Tests all bits in the array, the addressing, the interaction between bits and pattern and sequence dependency for transient performance for all possible address transitions from one location to another.
- OPERATION: A background pattern is written through the memory. Starting at the first memory location a testword is written. The testword is usually the complement of the background pattern. The memory is then read at all background locations in the following sequence:
- o read background location
 - o read testword location
 - o read background location
 - o increment background location pointer

The sequence is continued until all background positions in memory have been tested. The testword pattern is then moved to the next location and the previous sequence is repeated. Each succeeding location in the memory is tested following the same sequence. Note: There were 4,198,403 tests executed in this memory test.

1.3.2 Detailed Program Description

The detailed Macrodata program form which was used for acceptance tests is shown in Figure 1. The logic flow diagram for the test sequence is illustrated in Figure 2.

1.4 Test Data

The five engineering samples being delivered passed the functional tests described in paragraph 1.3. Test Data Sheets which contain the test results for Serial Numbers 4, 5, 7, 8 and 9 are attached.

MacRODATA MD-150

CONTROL MEMORY (CTRLM)

DEVICE _____ PROGRAMMED BY _____ DATE _____ TEST PURPOSE _____ PAGE _____ OF _____

DOCUMENT NO. _____ APPROVED BY _____ DATE _____ TAPE NO. _____

[illegible]




FIGURE 2
LOGIC FLOW DIAGRAM

RANDOM ACCESS MEMORY

P/N 34030405-001


S/N 4

DATE 12-29-77

1. MACRODATA TEST

PASS *McQ*

Pass/Fail and Testman's Initials



RANDOM ACCESS MEMORY

P/N 34030405-001


S/N 5

DATE 12-29-77

1. MACRODATA TEST

PASS MCO

Pass/Fail and Testman's Initials



RANDOM ACCESS MEMORY

P/N 34030405-001


S/N 7

DATE 12-29-77

1. MACRODATA TEST

PASS MCA

Pass/Fail and Testman's Initials



RANDOM ACCESS MEMORY


P/N 34030405-001

S/N 8

DATE 12-29-77

1. MACRODATA TEST

PASS mca
Pass/Fail and Testman's Initials



RANDOM ACCESS MEMORY


P/N 34030405-001

S/N 9

DATE 12-29-77

1. MACRODATA TEST

PASS MCA
Pass/Fail and Testman's Initials



Appendix C

Universal
Report No. _____

Originator's
Report No. Minilaser - 001

Revision _____

REPORT OF TEST ON Minilaser Counter-First Submission of Engineering Samples

CDRL B001

TEST PERFORMED BY:

HONEYWELL, INC.
AVIONICS DIVISION
ST. PETERSBURG, FLA. 33733

TEST AUTHORIZED BY:

ECOM
FT. MONMOUTH, NJ 07703
CONTRACT NO. DAAB07-77-C-0526

Universal
Report No. _____

Originator's
Report No. Minilaser - 001

Revision _____

REPORT OF TEST ON Minilaser Counter-First Submission of Engineering Samples

TEST PERFORMED BY:

HONEYWELL, INC.
AVIONICS DIVISION
ST. PETERSBURG, FLA. 33733

TEST AUTHORIZED BY:

ECOM
FT. MONMOUTH, NJ 07703
CONTRACT NO. DAAB07-77-C-0526

	Date	Signature	
Test Initiated	12-29-77		
Test Completed	12-29-77		
Report Written By	12-29-77	S. Jones <i>S. Jones</i>	
Technician			
Test Engineer			
Supervisor	12-29-77	W. Miranda <i>W. R. Miranda 12/29/77</i>	
Supervisor			
Government Repr. (if applicable)			
Final Release	12-29-77		

1.1 Reason for Test

Acceptance tests were performed on the first lot of engineering samples to be delivered to ECOM under contract DAAB07-77-C-0526. The purpose of these tests is to demonstrate that these samples are functional and meet the static and dynamic test requirements specified in paragraphs 1.3.1 and 1.3.2.

1.2 Description of Test Apparatus

The equipment listed below was used to perform the tests specified in paragraph 1.3. The Dynamic Test Fixture is a special piece of test equipment built by Honeywell. This test fixture contains the circuitry and switches necessary to perform the dynamic tests specified in Paragraph 1.3.2. Figure 1 shows the schematic of this fixture.

<u>Equipment Used</u>	<u>Model #</u>	<u>HI ID #</u>	<u>Last Calibrated</u>	<u>Due For Calibration</u>
Ambitrol Twin Power Supply	TW-4005	30229	N/A	N/A
Fluke Digital Multimeter	8600A	CG13567	12/6/77	7/6/78
Fairchild Digital Tester	5000	CD4632-1A, 1B, 1K	9/20/77	1/4/78

NOTE: The power supply output level was set with the aid of the Fluke Digital Multimeter.

1.3 Test Procedure

1.3.1 Static Testing

The static tests specified below were performed on the Fairchild 5000 Digital Test Station. The software program used to control the Fairchild test station during these tests is listed in Table I.

(a) Apply a ground (GND) to Pin 30 of the unit under test (UUT) to make the following measurements.

<u>Fairchild Test #</u>	<u>UUT Pin</u>	<u>Voltage (V)</u>
1	14	>2.7
2	15	>2.7
3	23	>2.7
4	32	>2.7
5	33	>2.7
6	39	>2.7
11	25	<0.5
12	26	<0.5
13	34	<0.5
14	36	<0.5
15	38	<0.5

NOTE: Apply the following potentials and measure the resulting current.

<u>Fairchild Test #</u>	<u>UUT Pin</u>	<u>Voltage (V)</u>	<u>Current</u>
7	16	5.0	10 uA max.
8	17	5.0	10 uA max.
9	18	5.0	10 uA max.
16	2	2.7	20 uA max.
17	3	2.7	20 uA max.
18	4	2.7	20 uA max.
19	5	2.7	20 uA max.
20	27	2.7	20 uA max.
21	31	2.7	20 uA max.
22	22	2.7	20 uA max.
23	24	2.7	20 uA max.
24	2	0.4	-0.8 mA max.
25	3	0.4	-0.8 mA max.
26	4	0.4	-0.8 mA max.
27	5	0.4	-0.8 mA max.

NOTE: Force the following current and measure the resulting voltage.

<u>Fairchild Test #</u>	<u>UUT Pin</u>	<u>Voltage (V)</u>	<u>Current</u>
10	19	0.4V Max.	20mA

(b) Remove the ground (GND) to Pin 30 of the UUT to make the following measurements.

<u>Fairchild Test #</u>	<u>UUT Pin</u>	<u>Voltage (V)</u>
28	37	>2.7
29	35	<0.5

NOTE: Apply the following potential and measure the resulting current.

<u>Fairchild Test #</u>	<u>UUT Pin</u>	<u>Voltage (V)</u>	<u>Current</u>
30	30	0.4	-0.8 ma max.


1.3.2 Dynamic Testing

Configure the circuit per Figure 1 to perform the following tests.

- a) 640 yard range: close S4; S3 and S5 are open. Initialize the circuitry by momentarily closing switch S1 for 100 ns minimum. The display shall be blank. Momentarily close S2 for 100 ns minimum after S1 has been opened. The display shall then read 640. (Note: The display may read 630 or 650 due to a race problem in the test fixture circuitry.)
- b) Over-Range: Close S5; S3 and S4 are open. Initialize the circuitry by momentarily closing switch S1 for 100 ns minimum. The display shall be blank. Momentarily close S2 for 100 ns minimum after S1 has been opened. The display will then read decimal points (3) only.
- c) Under-Range: Close S3; S4 and S5 are open. Initialize the circuitry by momentarily closing switch S1 for 100 ns minimum. The display shall be blank. Momentarily close S2 for 100 ns minimum after S1 has been opened. The display will then read decimal points (3) only.

1.4 Test Data

The five engineering samples being delivered passed all static and dynamic functional tests. Test Data Sheets which contain the test results for Serial Numbers 3, 4, 5, 6 and 7 are attached.



FTCP
MINILASR

Table I. - Program Listing for Fairchild Static Tests.

*T 1

042500730000. 104000000000. 110000000000A. 124000000000A:
130000000000A. 214000701400. 251523323339. 2C0100500012:
AA0750002700:

*T 2

124000000000A. 210500701600. 251710000000. 2C0100500012:
AA0440000000:

*T 3

214200001900. AA0640000000:

*T 4

214000002500. 252634363000. AA2650000005:

*T 5

210270700200. 250304052731. 2C0100500012. AA2520000003:

*T 6

21FFFFFF2200. AA2540000005:

*T 7

21FFFFFF2400. AA2560000005:

*T 8

210400600200. 250304050000. AA3600000000.

*T 9

124000000000. 214000003700. AA0750002700.

*T 10

214000003500. AA2650000005:

*T 11

210400603000. AA3600000000.

*T 12

FFFF:

BEST AVAILABLE COPY

ID = MINILASR

STN = 1

S N = 00003

00001 4.312 V

00002 4.308 V

00003 4.334 V

00004 4.351 V

00005 4.352 V

00006 4.183 V

00007 0.040UA

00008 0.035UA

00009 0.032UA

00010 0.029 V

00011 0.1583 V

00012 0.1842 V

00013 0.2022 V

00014 0.1285 V

00015 0.1775 V

00016 0.00UA

00017 0.01UA

00018 0.00UA

00019 0.00UA

00020 - 0.01UA

00021 0.00UA

00022 0.00UA

00023 0.00UA

00024 -0.2000MA

00025 -0.2000MA


00026 -0.2016MA

00027 -0.2004MA

00028 4.364 V

00029 0.2214 V

00030 -0.2434MA



BEST AVAILABLE COPY

MINILASER COUNTER
P/N 34030411-001

S/N 3
Date 12-29-77

1. Test


640
630, 640 or 650

2. Under-range (Three decimal Points)


SRA
Testman's Initials

3. Over-range (Three decimal Points)

SRA
Testman's Initials



ID = MINILASR
 SIN = 1
 C N = 20004
 00001 4.316 V
 00002 4.307 V
 00003 4.336 V
 00004 4.356 V
 00005 4.351 V
 00006 4.176 V
 00007 0.047UA
 00008 0.042UA
 00009 0.040UA
 00010 0.1055 V
 00011 0.1145 V
 00012 0.1000 V
 00013 0.1014 V
 00014 0.1157 V
 00015 0.1500 V
 00016 0.00UA
 00017 0.00UA
 00018 - 0.01UA
 00019 0.00UA
 00020 0.00UA
 00021 0.00UA
 00022 0.00UA
 00023 0.00UA
 00024 -0.2167MA
 00025 -0.2104MA
 00026 -0.2125MA
 00027 -0.2152MA
 00028 4.341 V
 00029 0.1073 V
 00030 -0.2500MA



BEST AVAILABLE COPY

MINILASER COUNTER
P/N 34030411-001

S/N 4
Date 12-29-77

1. Test


640
630, 640 or 650

2. Under-range (Three decimal Points)

SRV
Testman's Initials

3. Over-range (Three decimal Points)

SRV
Testman's Initials




ID = MINILASR

STN = 1

S N = 00005

00001 4.322 V
00002 4.312 V
00003 4.327 V
00004 4.351 V
00005 4.350 V
00006 4.187 V
00007 0.052UA
00008 0.046UA
00009 0.042UA
00010 0.1115 V
00011 0.1319 V
00012 0.1008 V
00013 0.1060 V
00014 0.1466 V
00015 0.1354 V
00016 0.00UA
00017 0.00UA
00018 0.00UA
00019 0.00UA
00020 - 0.01UA
00021 0.01UA
00022 0.00UA
00023 - 0.01UA
00024 -0.2031MA
00025 -0.2021MA
00026 -0.2000MA
00027 -0.2020MA
00028 4.360 V
00029 0.1023 V
00030 -0.2520MA



BEST AVAILABLE COPY

MINILASER COUNTER
P/N 34030411-001

S/N 5
Date 12-29-77

1. Test

640
630, 640 or 650

2. Under-range (Three decimal Points)

DR
Testman's Initials

3. Over-range (Three decimal Points)

DR
Testman's Initials


OP	2
852	

TD = MINILASR

STN = 1

S N = 00006

00001	4.312 V
00002	4.304 V
00003	4.326 V
00004	4.356 V
00005	4.356 V
00006	4.105 V
00007	0.050UA
00008	0.034UA
00009	0.036UA
00010	0.1100 V
00011	0.1667 V
00012	0.1063 V
00013	0.1771 V
00014	0.1330 V
00015	0.1451 V
00016	0.00UA
00017	0.00UA
00018	0.00UA
00019	0.00UA
00020	- 0.01UA
00021	0.00UA
00022	- 0.01UA
00023	0.00UA
00024	-0.2050MA
00025	-0.2065MA
00026	-0.2060MA
00027	-0.2070MA
00028	4.343 V
00029	0.2104 V
00030	-0.2462MA



BEST AVAILABLE COPY

MINILASER COUNTER
P/N 34030411-001

S/N 6
Date 12-29-77

1. Test


640
630, 640 or 650

2. Under-range (Three decimal Points)

DR
Testman's Initials

3. Over-range (Three decimal Points)

DR
Testman's Initials



ID = MINILASR

STN = 1

S N = 00007

00001 4.314 V

00002 4.300 V

00003 4.335 V

00004 4.355 V

00005 4.351 V

00006 4.100 V

00007 0.054UA

00008 0.041UA

00009 0.040UA

00010 0.1162 V

00011 0.1130 V

00012 0.1043 V

00013 0.1011 V

00014 0.1402 V

00015 0.1500 V

00016 0.00UA

00017 0.00UA

00018 - 0.01UA

00019 0.00UA

00020 0.00UA

00021 0.00UA

00022 0.00UA

00023 0.00UA

00024 -0.2101MA

00025 -0.2154MA


00026 -0.2150MA

00027 -0.2101MA

00028 4.344 V

00029 0.2110 V

00030 -0.2407MA



BEST AVAILABLE COPY

MINILASER COUNTER

P/N 34030411-001

S/N 7
Date 12-29-77

1. Test

640
630, 640 or 650

2. Under-range (Three decimal Points)

SRJ
Testman's Initials

3. Over-range (Three decimal Points)

SRJ
Testman's Initials

OP	2
852	

DRSEL-RD-PC

DISTRIBUTION LIST

Commander Defense Documentation Center Attn: DDC-TCA Cameron Station, Building 5 Alexandria, VA 22314	12	Commander US Army Missile Command Redstone Scientific Info Center Attn: Chief, Document Section Redstone Arsenal, AL 35809	1
Office of Defense Research & Engineering Communications and Electronics Room 3D1037 Washington, DC 20330	1	US Army Missile Command Attn: DRSMI-RGP (Mr. Victor Ruwe) Redstone Arsenal, AL 35805	1
Director US Army Production Equipment Agency Attn: Mr. C. McBurney Rock Island Arsenal Rock Island, IL 61201	1	Commander Harry Diamond Laboratories Attn: Mr. Horst Gerlach (DRXDO-RAA) 2800 Powder Mill Road Adelphia, MD 20783	1
Department of Defense Deputy for Science & Technology Ofc Assist Sec Army (R&D) Washington, DC 20310	1	Director Electronic Components Laboratory Attn: DRSEL-TL-IC Fort Monmouth, NJ 07703	2
Advisory Group on Electron Devices 201 Varick Street, 9th Floor New York, NY 10014	2	Commander Naval Electronics Laboratory Center Attn: Library San Diego, CA 92152	1
Chief, Research & Development Attn: Director of Developments Department of the Army Washington, DC 20310	1	Commander Department of the Navy, Elex 05143A Attn: A. H. Young Electronics System Command Washington, DC 20360	1
Director Electronic Components Laboratory Attn: DRSEL-TL-IJ Fort Monmouth, NJ 07703	1	Chief Naval Ship Systems Command Department of the Navy Attn: Code 681A2b, Mr. L. Gumina Room 3329 Washington, DC	1
Commander US Army Research Office Attn: DRXRO-IP PO Box 12211 Research Triangle Park, NC 27709	1	Commander US Naval Air Development Center Attn: Library Johnsville, Warminster, PA 18974	2
Commander US Army Electronics Command Attn: DRSEL-RD-PC Fort Monmouth, NJ 07703	2	Commander Naval Ocean Systems Command Attn: Mr. Richard Gamble San Diego, CA 92152	1

DRSEL-RD-PC
Distribution List

Commander Air Research & Development Command Attn: RDTCT Andrews Air Force Base Washington, DC	1	Alpha Industries, Inc. 20 Sylvan Road Woburn, MA 08101	1
Commander Rome Air Development Center Griffiss Air Force Base Attn: (EMERR) Mr. L. Gubbins Rome, NY 13440	1	AVANTEK Attn: Mr. Thielan 3001 Copper Road Santa Clara, CA 95051	1
Commander Air Force Materials Laboratory Attn: MATE (Ms. E. Torrance) Electronic Branch Wright-Patterson Air Force Base Dayton, Ohio 45433	1	Amelco Semiconductor PO Box 1030 Mountain View, CA 94042	1
Commander Rome Air Development Center Griffiss Air Force Base Attn: (EMERR) Mr. Regis C. Hilow Rome, NY 13440	1	Bell Laboratories Whippany Road Attn: Tech Reports Center WH5E-227 Whippany, NJ 07981	1
AFAL (AVTA) Electronic Technology Division Attn: Mr. Robert D. Larson, Chief Advanced Electronics Devices Branch Wright-Patterson Air Force Base Dayton, Ohio 45433	1	Philco Ford Attn: Mr. D. Heiden Landsdale, PA	1
NASA Scientific & Tech Information Facility PO Box 8757 Baltimore/Washington Int'l Airport Baltimore, MD 21240	2	General Instrument Corp Semiconductor Products Group 600 West John Street Hicksville, Long Island, NY 11802	1
National Aeronautics & Space Administration George C. Marshall Space Flight Center Attn: R-QUAL-FP (Mr. Leon C. Hamiter) Huntsville, AL 35812	1	Hughes Aircraft Corporation Attn: Dr. Bruce Gammer 3100 West Lmita Boulevard Torrance, CA 90509	1
NSSA-Manned Space Craft Center Reliability and Flight Safety Division Attn: Library Houston, TX 77002	1	Hughes Aircraft Corporation Attn: Mr. D. Hartman Bldg 100 MSA788 PO Box 90515 Los Angeles, CA 90009	1
		Hughes Aircraft Company Microelectronics Laboratory 500 Superior Avenue Newport Beach, CA 92663	1
		Honeywell Inc. Semiconductor Products 2747 Fourth Avenue Minneapolis, MN 55408	1

DRSEL-RD-PC
Distribution List

Harris Semiconductor PO Box 883 Melbourne, FL 32901	1	Raytheon Company Semiconductor Operation Attn: Mr. S. Weinsner 350 Ellis Street Mountain View, CA 94040	1
IBM Components Division Attn: Mr. Al Kran East Fishkill, Rt. 52 Hopewell Junction, NY 12533	1	Raytheon Company Attn: Dr. S. F. Paik 130 Second Avenue Waltham, MA 02154	1
KSC Semiconductor Corp Attn: Mr. S. Cudletz, President KSC Way (Katrina Road) Chelmsford, MA 01824	1	Sanders Associates, Inc. Attn: Microwave Department 95 Canal Street Nashua, NH 03060	1
Arthur D. Little Acorn Park Attn: Dr. H. Rudenberg 15/206 Cambridge, MA 02140	1	TRW Semiconductor Inc. Attn: Mr. B. Lindgren 14520 Aviation Blvd Lawndale, CA 90260	1
Motorola, Inc. Attn: Mr. J. LaRue 5005 East McDowell Road Phoenix, AZ 85008	1	Texas Instruments Attn: Technical Reports Service PO Box 5936, MS 105 Dallas, TX 75222	1
Dr. Robert H. Rediker Massachusetts Institute of Technology Building 13-3050 Cambridge, MA 02139	1		
Microwave Associates Attn: Dr. F. Brand Burlington, MA 01803	1		
Rockwell International Collins Radio Group Attn: Dr. Cheng Wen MS 406-246 Dallas, TX 75207	1		
Northrop Corporation Laboratories Attn: Library 320-61 3401 West Broadway Hawthorne, CA 90250	1		
Rockwell International Corporation Science Center Thousand Oaks, CA	1		